

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power,CPU-GND	5,6
DDR III DIMM 1 / 2,DDR III DIMM 3 / 4	7,8
CLK GEN4106	9
CP-PCI/E/DMI/USB/CLK	10
CP-SATA/HOST/FAN/GPIO/VGA	11
CP-SMB/LPC/AUDIO/RTC/RST	12
CP-POWER,GND/NVRAM / Strap	13,14,15
IDT-89HPEB383 / PCI Slot	16,17
PCIE Slot X16 / X1 / X8 / Pericom Switch	18,19
SIO-Fintek F71889ED/KB	20
JMB-362 SATA X2	21
Marvell-88SE9128B1 SATA6G	22
LAN-RTL8111E X2	23,24
UPD720200F1 USB3.0 / USB3.0 PWR	25,26
USB Connector	27
1394 Controller - VT6308P	28
Audio Codec ALC892	29
ATX F_Panel/EMI/TPM	30
ACPI Controller UPI / SATA / FAN Control	31,32
VRD12 - uP6234 - 6Phase Dr.MOS	33,34
CPU_VTT - uP6103-1	35
CPU_SA - uP6103-1	36
DDR Power - uP6103-1Phase	37
PCH Power - uP6103-1Phase	38
PHASE Dropping & PSI & LED	39
XDP / Manual Parts	40

MS-7673

ATX(Full Size)
Ver: 10

CPU:

INTEL - Sandy Bridge LGA 1155

System Chipset:

INTEL - Cougar Point PCH

OnBoard Chipset:

Clock Gen:IDT 4105
HD Audio Codec:RTL892
LAN:RTL 8111E 10/100/1000 NIC X 2
SIO:FIN71889ED(LAA)
ESATA Controller: JM363
USB3.0: UPD720200F1
Flash ROM: 64 Mb SPI (PCH)
1394 Controller: VT6308P

Main Memory:

DDRIII (1066/1333MHz) * 4 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 2
PCI Express (X1) Slot * 4
PCI Slot * 1(From IDT TSI383)

PWM:


CPU:UPI6234(5PHASE)
CPU_VTT:UP6103A(1PHASE)
CPU_SA:UP6103A (1PHASE)
DDR/PCH PWR:UP6103A


Other:


SATA3.0 x2+SATA2.0 x4 (PCH)
ESATA2.0 x2 (JMB363)
USB2.0 *4 (Rear*8 Front*4)
COM Header *1



ACPI:

UPI











10 XDP_CPU_BCLK_P XDP_CPU_BCLK_P R56 X_0R0402
10 XDP_CPU_BCLK_N XDP_CPU_BCLK_N R57 X_0R0402


CRB 0.7 107 page





DDRIII DIMM_B0

DDRIII DIMM_B1










UPI VOLTAGE CONSOLE

0x28:RH=9.1K,RL=3K



ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	9.1	3	2.2	1.3	10
RL (KOhm)	10	3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




MICRO-STAR INT'L CO.,LTD		
MS-7672		
Size	Document Description	Rev
Custom	DDR3 Channel-B DIMM3/4	0A
Date: Wednesday, October 13, 2010	Sheet 8 of 45	




Cougar Point





Cougar Point





Programmable output clock to 33/48MHZ





Cougar Point





Cougar Point



Cougar Point




Cougar Point




Can't find L_DDC_DATA


Pull HIGH for PCH



No VGA(FDI 1Kohm pull down)










DG: no VGA these signal Connect to Vcc_fdi or GND via a 1 K resistor




PCH Straps

BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1



INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *


When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.



DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must beconnected even when not supporting DSW.

Internal pull-down




HDA_SDO
Disable ME in Manufacturing Mode when pull LOW ????

HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY




GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY




DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC IF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP



SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT



MICRO-STAR INT'L CO.,LTD		
MS-7672		
Size Custom	Document Description Cougar Point-Strap	Rev 0A
Date: Wednesday, October 13, 2010	Sheet 15	of 45



Pinout Diagram for PCI120P_BLACK-RH

Power and Ground Pins:

- B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, B57, B58, B59, B60, B61, B62

Signal Pins:

- B1: -12V
- B2: TCK
- B3: GND
- B4: TDO
- B5: +5V
- B6: INTA#
- B7: INTB#
- B8: INT#
- B9: INTD#
- B10: PRSNT#1
- B11: PRSNT#2
- B12: RESERVED#B10
- B13: RESERVED#B14
- B14: GND
- B15: GND
- B16: CLK
- B17: REQ#
- B18: +5V(VIO)#B19
- B19: AD31
- B20: AD29
- B21: GND
- B22: AD27
- B23: AD25
- B24: +3.3V
- B25: C/BE#3
- B26: AD23
- B27: AD22
- B28: AD21
- B29: AD19
- B30: +3.3V
- B31: AD18
- B32: AD17
- B33: C/BE#2
- B34: GND
- B35: FRAME#
- B36: TRDY#
- B37: +3.3V
- B38: DEVSEL#
- B39: GND
- B40: LOCK#
- B41: PERR#
- B42: +3.3V
- B43: CERR#
- B44: +3.3V
- B45: C/BE#1
- B46: AD14
- B47: AD13
- B48: AD12
- B49: AD10
- B50: GND
- B51: X1
- B52: X2
- B53: AD8
- B54: AD7
- B55: +3.3V
- B56: AD6
- B57: AD5
- B58: AD4
- B59: AD3
- B60: GND
- B61: AD1
- B62: +5V(VIO)#B59

Other Pins:

- A1: TRST#
- A2: +12V
- A3: TMS
- A4: TDI
- A5: TDO
- A6: +5V
- A7: INTA#
- A8: INTB#
- A9: INT#
- A10: INTD#
- A11: PRSNT#1
- A12: PRSNT#2
- A13: RESERVED#B10
- A14: RESERVED#B14
- A15: GND
- A16: GND
- A17: CLK
- A18: REQ#
- A19: +5V(VIO)#B19
- A20: AD31
- A21: AD29
- A22: GND
- A23: AD27
- A24: AD25
- A25: +3.3V
- A26: C/BE#3
- A27: AD23
- A28: AD22
- A29: AD21
- A30: AD19
- A31: +3.3V
- A32: AD18
- A33: AD17
- A34: C/BE#2
- A35: GND
- A36: FRAME#
- A37: TRDY#
- A38: +3.3V
- A39: DEVSEL#
- A40: GND
- A41: LOCK#
- A42: PERR#
- A43: +3.3V
- A44: CERR#
- A45: +3.3V
- A46: C/BE#1
- A47: AD14
- A48: AD13
- A49: AD12
- A50: AD10
- A51: GND
- A52: X1
- A53: X2
- A54: AD8
- A55: AD7
- A56: +3.3V
- A57: AD6
- A58: AD5
- A59: AD4
- A60: AD3
- A61: GND
- A62: AD1

Other Pins:

- A1: TRST#
- A2: +12V
- A3: TMS
- A4: TDI
- A5: TDO
- A6: +5V
- A7: INTA#
- A8: INTB#
- A9: INT#
- A10: INTD#
- A11: PRSNT#1
- A12: PRSNT#2
- A13: RESERVED#B10
- A14: RESERVED#B14
- A15: GND
- A16: GND
- A17: CLK
- A18: REQ#
- A19: +5V(VIO)#B19
- A20: AD31
- A21: AD29
- A22: GND
- A23: AD27
- A24: AD25
- A25: +3.3V
- A26: C/BE#3
- A27: AD23
- A28: AD22
- A29: AD21
- A30: AD19
- A31: +3.3V
- A32: AD18
- A33: AD17
- A34: C/BE#2
- A35: GND
- A36: FRAME#
- A37: TRDY#
- A38: +3.3V
- A39: DEVSEL#
- A40: GND
- A41: LOCK#
- A42: PERR#
- A43: +3.3V
- A44: CERR#
- A45: +3.3V
- A46: C/BE#1
- A47: AD14
- A48: AD13
- A49: AD12
- A50: AD10
- A51: GND
- A52: X1
- A53: X2
- A54: AD8
- A55: AD7
- A56: +3.3V
- A57: AD6
- A58: AD5
- A59: AD4
- A60: AD3
- A61: GND
- A62: AD1

Other Pins:

- A1: TRST#
- A2: +12V
- A3: TMS
- A4: TDI
- A5: TDO
- A6: +5V
- A7: INTA#
- A8: INTB#
- A9: INT#
- A10: INTD#
- A11: PRSNT#1
- A12: PRSNT#2
- A13: RESERVED#B10
- A14: RESERVED#B14
- A15: GND
- A16: GND
- A17: CLK
- A18: REQ#
- A19: +5V(VIO)#B19
- A20: AD31
- A21: AD29
- A22: GND
- A23: AD27
- A24: AD25
- A25: +3.3V
- A26: C/BE#3
- A27: AD23
- A28: AD22
- A29: AD21
- A30: AD19
- A31: +3.3V
- A32: AD18
- A33: AD17
- A34: C/BE#2
- A35: GND
- A36: FRAME#
- A37: TRDY#
- A38: +3.3V
- A39: DEVSEL#
- A40: GND
- A41: LOCK#
- A42: PERR#
- A43: +3.3V
- A44: CERR#
- A45: +3.3V
- A46: C/BE#1
- A47: AD14
- A48: AD13
- A49: AD12
- A50: AD10
- A51: GND
- A52: X1
- A53: X2
- A54: AD8
- A55: AD7
- A56: +3.3V
- A57: AD6
- A58: AD5
- A59: AD4
- A60: AD3
- A61: GND
- A62: AD1


Other Pins:

- A1: TRST#
- A2: +12V
- A3: TMS
- A4: TDI
- A5: TDO
- A6: +5V
- A7: INTA#
- A8: INTB#
- A9: INT#
- A10: INTD#
- A11: PRSNT#1
- A12: PRSNT#2
- A13: RESERVED#B10
- A14: RESERVED#B14
- A15: GND
- A16: GND
- A17: CLK
- A18: REQ#
- A19: +5V(VIO)#B19
- A20: AD31
- A21: AD29
- A22: GND
- A23: AD27
- A24: AD25
- A25: +3.3V
- A26: C/BE#3
- A27: AD23
- A28: AD22
- A29: AD21
- A30: AD19
- A31: +3.3V
- A32: AD18
- A33: AD17
- A34: C/BE#2
- A35: GND
- A36: FRAME#</

16 AD[31..0] << AD[31..0]

16 C_BE#[3..0] << C_BE#[3..0]

Timing diagram for the 8P4R-8.2KR0402-1 component. The diagram shows signals connected to pins 2 through 8. Signals include DEVSEL#, TRDY#, IRDY#, FRAME# (all 16-bit), SERR#, PERR#, LOCK#, STOP# (all 16-bit), REQ#64, and ACK#64. The component is connected to VCC3 and ground. The diagram is divided into two sections: one for pins 2-8 and another for pins 2-8, with a central label 8P4R-8.2KR0402-1.





MS-7672

Size Custom	Document Description PCI Slot 1 & 2 & 3	Rev 0A
Date: Wednesday, October 13, 2010		Sheet 17 of 45


PCI_Express X16 slot

HDA co-lay PCIe x1


PCI EXPRESS x1-PORT



PCI EXPRESS x1-PORT





PCI EXPRESS x1-PORT




PCI EXPRESS x1-PORT

Title			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		<Rev Code>
Date:	Wednesday, October 13, 2010		Sheet 20 of 40


1394 CONTROLLER




close to chip of all Cap.




EE PROM



Rear 1394 port



Front 1394 pin header






MICRO-STAR INT'L CO.,LTD

MS-7678


Size Custom	Document Description 1394 Controller - VT6315N-CE	Rev 0B
Date: Wednesday, October 13, 2010	Sheet 22 of 46	

RTL8111E Giga LAN

LAN/PCIE/PCI Wake Up CTRL Circuit





3.3v Power on rise time : 1-100ms.







8111E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13













Pin49: 9 via from top layer to GND layer and make the via at the center of IC.









only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM




Giga-Lan	10/100-Lan
N58-22F0731	N58-22F0771
Link Yellow	Link Yellow
Active Blinking	Active Blinking
1000 Orange	1000 Orange
100 Green	100 Green
10 None	10 None
19	19
20	20
21	21
22	22






















All power sources of uPD720200 are supplied, PPN0x is enable.
PPN0x is low when OC1x going to low.






MICRO-STAR INT'L CO.,LTD			
MS-7672			
Size	Document Description	Rev	
Custom	USB 3.0 Power & Connector	0A	
Date: Wednesday, October 13, 2010	Sheet	25	of 45






All power sources of uPD720200 are supplied, PPNx is enable.
PPONx is low when OCix going to low.




Front USB Connector

USB POWER FOR PORT 11,12




USB POWER FOR PORT 11,12

NEAR CONNECTOR




Rear USB Connector

USB POWER FOR PORT 4,5




USB POWER FOR PORT 6,7




USB POWER FOR PORT 11,12




NEAR CONNECTOR





USB POWER FOR PORT 8,9






REAR USB PORT 12,13 (With 1394&ESATA)





FRONT USB PORT 4,5(With RJ45)






REAR USB PORT 8,9 (With ESATA)



FRONT USB PORT 4,5(With RJ45)




REAR USB PORT 8,9 (With PS2)




MICRO-STAR INT'L CO.,LTD

MS-7672



Size	Document Description	Rev
Custom	USB Connectors-12port	0A
Date: Wednesday, October 13, 2010	Sheet 29 of 45	



VCC1_8REF



3VSB


[illegible]

0x20:RH=10K,RL=OPEN

ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

[illegible]






20mA










MICRO-STAR INT'L CO.,LTD

MS-7672

Size Custom	Document Description ACPI controller UPI	Rev 0A
Date: Wednesday, October 13, 2010		Sheet 33 of 45








The schematic diagram shows the VRM_PGD pin connection. The pin is connected to a network of resistors (R869, R870, R871, R867) and capacitors (C779, C780) connected to various power planes (CPU_VTT, 3V3B, VCC3, D_R, X_C0, VRM_PGD, 37.38.40). A MOSFET (Q66) is also connected to the network. The diagram is labeled with component values and pin numbers.



1 : Output by Vref input




MICRO-STAR INT'L CO.,LTD			
MS-7672			
Customer	Document Description	Rev	
	VRD12 - ISL6234 6+2Phase	0A	
Date: Wednesday, October 13, 2010	Sheet	35	of 45



CPU_VTT:1.05/1.00

CPU VTT 8.2A

Tripple=1.9(vtt)+1.8(sa)
5*2=10A>3.8A



MICRO-STAR INT'L CO.,LTD




MS-7672

Size	Document Description	Rev
Custom	CPU_VTT- uP6138 1-Phase	0A
Date: Wednesday, October 13, 2010	Sheet 37 of 45	

CPU_SA:0.925/0.85

SA Core =8.8A

8.8A





MICRO-STAR INT'L CO.,LTD			
MS-7672			
Size	Document Description		Rev
Custom	CPU_SA-uP6113-1Dr.MOS		0A
Date: Wednesday, October 13, 2010		Sheet	38 of 45

DDR3_1.5V 4.5A+15A+1A=20.5A


4.5A FOR CPU
15A FOR 4DIMM
1A FOR DDR VTT

$I_{ripple}=7.7A$
 $4.7*2=9.4A>7.7A$





Meet Intel Power Down Sequence


If you use LAA and can support deep_s3,
please use SLP_S5_LCH#,else use SLP_S4#.



PCH Core 6.2A+1.8A=8A



	uP6103A	uP6138
PIN1	BOOT	BOOT
PIN2	UG	UG
PIN3	GND	VREFIN
PIN4	LG	LG
PIN5	VCC	VCC
PIN6	FB	FB
PIN7	Vref	OCF/EN
PIN8	PHASE	PHASE
PIN9	GND	GND









MICRO-STAR INT'L CO.,LTD

MS-7672

Size	Document Description	Rev
Custom	PCH Power - uP6103 1-Phase	0A
Date:	Wednesday, October 13, 2010	Sheet 40 of 45

all on board LED switch






PD0-0758111-E48, 驢地, 27, 驢
PD0-0758111-G37, 驢, 27, 驢
吹邻紅 (MSIS)
吹邻紅 (MSIS)

Simulation





Optical Fiducial Marks-120



Optical Fiducial Marks-100

Mounting Holes



	MICRO-STAR INT'L CO.,LTD			
	MS-7672			
	Size	Document Description	Rev	
	Custom	XDP / Manual Parts	0A	
	Date: Wednesday, October 13, 2010		Sheet 42 of 45	